I. INTRODUCTION
T HE optical pickup units (OPU) in optical data storage systems like CD, DVD, or future applications with blue laser light ("Blu-ray") need receiver optoelectronic ICs (OEICs) that convert the reflected light from a storage disc to a proportional electrical output signal. On the one hand, the data rates in optical storage applications like Blu-ray increase rapidly up to 500 Mb/s, and, on the other hand, the reflected light intensity for read application is decreasing below 1 W. Therefore, there is a strong demand for OEICs including integrated photodiodes with high-speed and sensitivity performance combined with high-bandwidth and low-noise transimpedance amplifier circuits. Due to the broad variety of operating conditions (e.g., CD, DVD, Blu-ray, read, write, and single-or double-layer disc), the transimpedance amplifiers must be programmable over a wide range of gains. In the presented prototype IC, the circuits are implemented in a novel 0.5-m BiCMOS technology including an integrated PIN photodiode with a high speed and light sensitivity for all three wavelengths used for optical data storage like CD (780 nm), DVD (660 nm) and Blu-ray (410 nm). for 780-, 660-, and 410-nm wavelengths, respectively. The 3-dB small-signal bandwidth of the photodiode is above 1 GHz without slow diffusion effects of photogenerated minority carriers [5] . The photodetector configuration on the IC is the typical eight-photodiode arrangement (see Fig. 13 ) used by most of the OPU manufacturers [2] . It consists of four central segments (A-D) and four satellite segments (E-H) used for data detection as well as for laser beam focusing and tracking. Each segment is connected to a programmable transimpedance amplifier (TIA) stage. Compared to classical solutions for TIAs [3] , we used a new architecture that combines a classical TIA with an input current preamplifier (ITIA). This architecture allows a very flexible gain programming in combination with high-speed and low-noise performance. The IC has 12 different gain settings for read and write applications and an additional 17 gain settings in a special write/clip mode programmable with a serial interface. Another critical issue for an OEIC in OPUs is the data transmission over the flex cable to the controller unit. We implemented an impedance matching of the output driver stage to the 130-cable impedance to avoid signal reflexions. To increase the output dynamic range, the impedance is generated by active impedance synthesis.
II. OEIC TECHNOLOGY
The presented OEIC was developed in a 0.5-m BiCMOS technology including an integrated PIN photodiode. Fig. 1 shows a technology cross section with the PIN photodiode on the left-hand side and BiCMOS devices on the right-hand side. The available devices are a single-poly NPN bipolar transistor with GHz, a vertical PNP bipolar transitor with GHz, standard 0.5-m CMOS, and passive devices like capacitors, resistors, and laser fuses. The integrated PIN photodiode is optimized to high speed and high sensitivity for light wavelengths from 400 to 800 nm.
A photodiode can be implemented as a p-n junction with applied reverse voltage. Incident light penetrates into photodiode silicon and generates electron-hole pairs. The penetration depth of light in silicon strongly depends on the light wavelength. For 650-nm light, 90% is absorbed in a silicon depth of about 7 m. For 780-nm light, as used in CD applications, the penetration depth increases to about 20 m. To optimize the photodiode sensitivity, most of the generated carriers inside the absorption region have to be collected as photodiode current. Depending on the local electrical field, the carriers are diffusing or drifting to the photodiode p-n junction and contribute to the photocurrent. To realize a high photodiode speed, only carrier drift in an electrical field is allowed because diffusion carriers are much slower and therefore decrease photodiode speed. Since only inside the p-n junctions space-charge-region (SCR) is there significant electrical field, the photodiode SCR width must be as high as possible, preferably as wide as the light penetration depth. A wide SCR also reduces the photodiode junction capacitance which is necessary for high-speed OEIC circuits. A low photodiode junction capacitance is also beneficial for a low noise level (conversion of voltage noise via the photodiode capacitance to current noise). The SCR width of a p-n junction is defined by (1) where and is the p-doping and n-doping concentration, ( , ) is the vacuum (8.8
F cm) and relative permittivity (11.9) of silicon, is the electron charge (1.6 As), is the junction reverse voltage in positive values, is the thermal voltage ( mV at K), and is the intrinsic carrier density (1.4 cm ) [1] (1)
To achive a wide SCR, the can be increased or the silicon doping concentrations and can be decreased. Fig. 2 shows the SCR width in dependence on reverse voltage for different doping concentrations. For the PIN photodiode integration, we implemented an SCR width of 10 m to realize a large sensitivity and high speed for the light wavelength of 410, 650, and 780 nm used in the data storage applications. In Fig. 1 , the photodiode anode is a shallow and highly doped layer at the surface. Below the anode, there is a 10-m-deep n-epitaxial layer with low doping concentration as the almost intrinsic zone. The photodiode cathode is realized as a highly doped buried-layer below the intrinsic layer. The buried layer is connected with buried contacts at the photodiode edge. With applied reverse voltage between the anode and cathode, the SCR spreads through the whole epitaxial layer down to the buried layer. As we use a low epitaxial doping concentration, this can be achieved for a small reverse voltage 2 V. To reduce the light reflexion due to silicon-oxide and nitride layers on top of the photodiode surface, a special antireflection coating (ARC) layer is implemented on the silicon. Therefore, high intrinsic speed and a large quantum efficieny are achieved with the . OEIC architecture with integrated photodiodes (A-H) connected to a current amplifier (CA to CH), a TIA (TA to TH), followed by an output buffer (Buf). RF is a differential transimpedance amplifier for the current CA+CB+CC+CD. The gain is programmable with a serial interface in combination with a gain decoder (Dec).
integrated PIN photodiode, which is necessary for future OEIC requirements in optical data storage applications.
The measured photodiode sensitivity of the integrated PIN photodiode is shown in Fig. 3 . The spectral response, which is the ratio of photocurrent to incident light power, is measured in dependence on the light wavelength from 400 nm to 900 nm. The photodiode demonstrates a high sensitivity of 0.25 A/W for 400 nm, 0.4 A/W for 660 nm and 0.35 A/W for 780 nm. The measurement for a bare photodiode without package shows a modulation in the sensitivity measurement of about 10% over the whole spectral range which is small due to the ARC layer. This modulation disappers completely on a packaged device. This is because the refractive index of the package epoxy material is matched to the silicon-oxide stack on the photodiode. Therefore the optical thickness of layers on the photodiode is large compared to light wavelength, which inhibits interference effects. The measured 3 dB small signal bandwidth of a 50 m 50 m PIN photodiode is above 1 GHz without any diffusion effects with a reverse voltage of only 2.5 V. For higher reverse voltages the photodiode speed is even higher [5] .
III. OEIC ARCHITECTURE AND BUILDING BLOCKS
The IC architecture is shown in Fig. 4 . The eight photodiode segments (four central segments A-D and four satellite segments E-H) are located in the center. Left and right of the segments, the eight amplifier channels can be seen. Every single photodiode current is amplified to a single-ended output voltage to . In addition, a differential signal RFP and RFM for the RF data output is implemented, which is a summation of the central photodiode signals (A-D). Every amplifier channel consists of a current preamplifier (CA to CH) as the input stage, followed by a TIA (TA to TH) and an output buffer (Buf). All stages are programmable by a serial -interface. A dc output reference voltage between 2-2.4 V can be applied to an external pin .
To avoid channel crosstalk and stability problems, every channel has its own decoder (Dec) with reference voltage and current generation, and a power supply filter network is implemented. Due to the high range of input signal levels for the different operating conditions as read, write, and write/clip, we implemented a large number of different transimpedance gain settings. The gains in read and write operation for the central segments A-D can be programmed between 130 -270 k in steps of two. The gain for the satellite segments is even four times higher and the differential RF gain is two fifths of the central segments gain. For the so-called write/clip mode, an additional 17 gains can be programmed. The objective for the write/clip mode is to use a much higher central segments gain as the RF gain compared to the standard write mode. This allows a "low"-level measurement during write with a high central segment gain which is used for tracking calculation. During the write "high" level, a gain clipping circuit for the central segment becomes active. This circuit adaptively reduces the central amplifier gain at the input stage when the input current becomes too high for the maximum central segment output voltage swing. The central segment output voltage swing is reduced to nearly 0 during the high phase. This dramatically decreases the current consumption during write mode.
A. TIA Architecture
To implement the required number of different gains and operating modes we used a new multistage TIA architecture. The TIA for one central segment and the differential RF amplifier is shown in Fig. 5 . Different from a classical TIA solution, we used a two-stage current preamplifier (CA1 and CA2) as the input stage followed by a classical TIA stage and a buffer at the output (ITIA). The input current coming from a central segment photodiode is preamplified in the current amplifiers CA1 and CA2 with a gain of . For the offset compensation , a matched replica of amplifiers CA1 and CA2 are implemented without input current. The output offset current of the replica amplifiers is subtracted from current by a precise current mirror circuit. The offset compensated current is then fed into a classical TIA with programmable transimpedance . Finally, the TIA output voltage is buffered to an output voltage . The output reference voltage is applied to the TIA and buffer amplifier inputs from an external pin.
Also, a differential TIA is implemented as shown in Fig. 5 . The input current of this TIA is the sum of the four central segment currents coming from a second path in current amplifier CA2. The common-mode output voltage of the differential output buffer is defined by . The main advantage of this TIA implementation is a high flexibility in gain programming since we have designed a variable-gain current amplifier as the input stage with a high gain bandwidth and low noise (see Section III-B) compared to classical TIA implementations.
All amplifier stages are programmable with the serial interface. The gains of the amplifier stages are shown in Table I . 
B. Current Amplifier Circuit
In Fig. 6 , a simplified schematic of the input current preamplifier stage is shown. The amplifier consists of a gain-programmable controlled current mirror. The current mirror includes two bipolar NPN transistors that are controlled by a nMOS transistor known as the operational transconductance amplifier (OTA). The OTA has a transconductance which regulates the input node to a defined and low-ohmic potential . The current mirror gain is the current ratio . This current amplifier architecture has the advantage of a simple continuous gain adjustment with a variable voltage source . Compared to other solutions [4] , no switching in the current signal path is necessary. The current gain is defined by (3) where is the thermal voltage of 26 mV. The small-signal transfer function of the circuit is shown in the following equation:
The ac behavior is more or less defined by two poles and where is associated to the input node impedance at and to the common emitter node of the current mirror. An approximation of the pole frequencies can be seen in (5) (6) For circuit stability, the two poles have to be split away from each other. On the other hand, both poles should be as high as possible for high amplifier speed. To shift the to high frequencies, the of the OTA must be increased to high values. The input capacitance is more or less defined by the photodiode capacitance. The pole increases with of the current mirror NPN transistors and decreases with a high parasitic capacitance on the common emitter node. An additional input dc current through the current mirror with NPN transistors and increases and and therefore shifts the pole to high frequencies. Higher values of amplifier gain also splits the poles and increases stability. Dependent on the photodiode capacitance and the gain , one has to decide which pole or is the dominant and, therefore, the bandwidth-limiting pole. For our application, the pole is the dominant pole. Thus, this current amplifier input stage can be optimized to even higher speed values compared to a classical TIA implementation with a resistive feedback amplifier as an input stage. The bandwidth of a classical TIA input stage is approximately determined by a pole at where is the TIA amplifier gain, is the transimpedance resistor connected to the input node, and is the compensation capacitor in parallel to . As in our implementation, the TIA is located in the output stage, and the capacitances and can be minimized to achieve an overall higher bandwidth.
The final current amplifier implementation for our OEIC is shown in Fig. 7 . To enable the clipping functionality described in Section III, an additional clipping circuit block is included in our application. This circuit nonlinearly reduces the amplifier gain in the input stage via voltage source after reaching a defined input current level. Therefore, the high input currents up to 5 mA in write operation are only flowing through the input NPN transistor and the OTA to ground. There is no amplified signal current flowing through the following circuit blocks anymore. This results in a lower current consumption for the write/clip mode compared to the normal write mode.
The noise performance of the circuit is dominated by the shot noise of the transistors and . To minimize the input referred noise current, the input DC current must be as low as possible (see Fig. 7 ). On the other hand, the small-signal bandwidth of the circuit depends on the transconductance of transistor and therefore decreases with lower , as mentioned before. This can be solved by applying a dc current source connected to the drain of the NMOS OTA . To optimize the noise and bandwidth behavior, a capacitive-speed-enhancement circuit (CSE) is included that speeds up the circuit for high gains and low input currents with a capacitive feed-forward path shown in Fig. 7 . The circuit consists of a capacitance that adds an additional current to the output current according to the relation . Looking into more detail for the noise performance of our current amplifier ITIA architecture, one can show that noise can be reduced compared to a classical TIA implementations. In the following equation, the input-referred noise current of a classical TIA is shown: (7) where is the photodiode shot noise, is the thermal noise of transimpedance resistor , and and are the amplifier input-referred noise voltage and noise current. In the following equation, the input refered noise current of the current amplifier (Fig. 7) is shown: (8) where is the shot noise of transistors and , is the base resistance of transistor and , and and are the OTA input-referred noise voltage and noise current. Comparing (7) and (8), the noise behavior for higher frequencies is approximately the same except for few terms as shown in (9) Fig. 8 shows a comparison of these different noise terms dependent on transimpedance resistor on the one hand and different input dc current on the other hand. These graphs demonstrate that for low values the ITIA shows a better noise performance compared to a TIA input stage.
C. Output Buffer
For RF data transmission over a flex cable, an impedance matching is necessary for signal frequencies above 200 MHz. Therefore, the output buffer stage has a 130 15 output impedance matched to the flex cable. The 130-impedance is generated with active impedance synthesis. Fig. 9 shows the circuit concept for a single-ended output buffer with a positive feedback path. The resistor values for the buffer feedback circuit can be calculated according to (10) with a synthesis factor and (11) showing the amplifier gain including load. The factor defines the value of and therefore the value of . Hence, the integrated output resistor can be times smaller than the effective output resistance which matches the load impedance . This increases the output voltage dynamic range by a factor of . In our IC, the synthesis factor and gain . The factor was designed to optimize the output voltage dynamic range with respect to the limited supply voltage headroom for the output buffer. The maximum buffer output voltage swing is 0.8 V. The gain was dimensioned to optimize gain and bandwidth for the combination of TIA and buffer in the output stage.
IV. MEASUREMENT RESULTS
The IC is mounted in an optically open LGA-type package including supply filter caps. For characterization, a PCB was developed with external 130-load resistor simulating a flexcable. The measurement setup is fixed on an optical bench. As a light source, we used laser diodes with a wavelengths of 650 and 780 nm focused on the chip with optical lenses. The laser diode current is modulated with a pulse generator over a bias-tee circuit. The transient output voltages are measured on the external load resistors with a high impedance probe. Fig. 10 shows a transient pulse of the central segments signal with highest gain value of 270 k . The measured rise/falltime is 1.3 ns, which means a small-signal bandwidth of approximately 260 MHz. The eye diagram of the differential RF signal at highest gain is shown in Fig. 11 . The diagram shows a wellopened eye with a 200-Mb/s pseudorandom data signal with a length of . Due to the rise/fall times of 1.3 ns, even a higher data rate up to 400 Mb/s is possible even with the highest transimpedance gain value.
The write/clip mode behavior is shown in Fig. 12 . The diagram includes the input light signal and the clipped central channel output signal. During the "low" phase of the input signal, the output is amplified with a high gain. After the input signal switches to the "high" state, the amplifier gain is reduced to a very low value. Therefore, the output voltage is decreasing to approximately 0 which decreases the IC current consumption during the write.
The maximum output voltage swing for the single-ended signals and for the differential output signal is 800 mV. The power consumption of the ASIC is 300 mW with a supply voltage of 5 V. Fig. 13 shows a photograph of the OEIC. In the center, the eight photodiodes can be seen. The whole chip except for the photodiodes is covered with a metal plane for light shielding.
V. CONCLUSION
An optical receiver IC for the data storage applications such as CDs, DVDs, and Blu-ray has been realized. The IC consists of integrated PIN photodiodes connected to programmable transimpedance amplifiers (TIA). The PIN photodiode shows a superior high-speed and sensitvity performance for all three wavelength needed for CD, DVD, and Blu-ray applications (780, 660, and 410 nm, respectively) without any slow diffusion effects. The new multistage TIA architecture with a current preamplifier stage (ITIA) gives a high flexibility in gain programming for read, write, and write/clip operation mode with 29 different gain settings. A special write/clip mode with active gain control in the input stage is implemented. The rise/fall time for the central segments is 1.3 ns which means a small-signal bandwidth of 260 MHz for the highest gain of 270 k . In combination with the photodiodes, this leads to a sensitivity of 100 mV W for 650-nm wavelength, which is an improvement by a factor of 2 compared to other publications [4] . For an optimized RF data transmission, the amplifier output buffers are matched to the 130-flex cable impedance. To improve the amplifier output dynamic range, the impedance is generated by an active impedance synthesis with a synthesis factor of 2.
